In the hybrid energy management systems of plug-in electric vehicles (PEVs), a power electronic interface (PEI) is required to connect the grid side dc link, the ultracapacitor bank, and the battery pack. To realize this PEI, the conventional method is deploying multiple independent dc/dc converters and it suffers from bulky size and high hardware cost. In this paper, an integrated multifunctional PEI is proposed to effectively mitigate those issues. The proposed PEI enables three functions-grid to vehicle (G2V), vehicle to grid (V2G), and PEV driving. It integrates the CLLC resonant topology with the bidirectional interleaved buck/boost topology, in which the former is utilized in the G2V and V2G modes, while the latter is in charge of the driving mode. Due to circuit reuse of the secondary side full-bridge structure, the system components count is reduced effectively. A synchronous rectification (SR) technique is developed to actively control the MOSFETs in CLLC rectification stage. Soft switching and SR techniques work in synergy to ensure a high conversion efficiency. An experimental prototype is designed, optimized, and tested for all three working modes. A peak efficiency of 98.27% for the G2V mode, 98.04% for The V2G mode, 98.56% for the PEV driving mode and good overall efficiency performances are reported.
I. INTRODUCTION
Ultracapacitor (UC)/battery hybrid energy storage systems (HESS) have been comprehensively investigated in plug-in electric vehicles (PEVs). This is because this kind of hybridization brings many benefits including high energy/power density, extended battery lifetime and enhanced electric mileage [1] - [4] . A typical structure for the PEV power management system with onboard charger and semi-active UC/battery HESS is shown in Fig. 1 . It is shown that an onboard charger is configured to charge the battery pack, and the HESS is in charge of PEV driving mode. In PEV driving mode, the battery and UC work together to provide/absorb power for the loads, and a dc/dc converter is utilized to link UC bank into the motor-drive side dc link [5] . Conventionally, the two parts are well separated.
The onboard lithium-ion battery pack is featured with a wide voltage range (typically 250 -420 V) over a wide state-of-charge (SOC) range [6] , [7] . Thus, the output characteristics of the dc/dc converter in the onboard charger need to be matched with the charging profile of the battery pack. Moreover, soft switching techniques such as zerovoltage-switching (ZVS) and zero-current-switching (ZCS) are expected when designing the dc/dc converter: they are utilized to achieve high conversion efficiency. LLC resonant converter gains high popularity in battery charging applications due to its benefits of soft switching and wide output voltage range [8] - [10] . CLLC converter inherits the merits of LLC topology and is able to achieve bidirectional power flow [11] - [13] .
A critical issue with CLLC converter is how to achieve power flow on the rectification stage. Generally, there are three feasible solutions: MOSFET body diode conduction (body diode solution), extra anti-parallel diode conduction (anti-parallel diode solution), and synchronous rectification (SR solution). The disadvantages of body diode solution lie in high conduction loss and MOSFET channel mis-conduction issue when the gate is floating. The anti-parallel diode solution causes extra cost, and cannot resolve the MOSFET channel mis-conduction issue using regular MOSFET drivers. SR solution is a cost-effective way to solve the above problems and to enhance the conversion efficiency.
One feasible SR technique is to detect the cross-zero-point by utilizing dedicated current sensors. In [14] , two current transformers are embedded into the resonant tank to detect the zero crossing instant of the current. Then a DSP-based digital control method is utilized to generate the SR signals for the rectification side MOSFETs. This technique results in extra hardware cost and suffers from limited sensor bandwidth and controller sampling rate. Thus, this method is unsuitable for high-frequency applications and it is preferable to predict the SR signal without current sensors. Reference [15] introduces a technique to calculate the phase-shift angle between the primary MOSFET gate pulse and the resonant current on the secondary side to achieve SR. However, this phase-shift calculation method only maintains good accuracy with sinusoidal currents and voltages. Therefore, a more accurate SR solution without current sensors is desired.
In summary, reduced hardware cost, soft switching, wide output range, as well as enhanced conversion efficiency are the main desired features of the power electronic interface (PEI) for PEV hybrid energy management systems. In this paper, we propose a three-port bidirectional CLLC resonant converter based PEI for this specific application. The schematic of the proposed PEI is shown in Fig. 2 . The idea is partially presented in [16] . This work is the extension of the conference paper. The proposed PEI is capable of effectively managing the power flows a) from the grid to the battery pack in grid to vehicle (G2V) mode; b) from the battery pack to the grid in vehicle to grid (V2G) mode; and c) among battery, UC, and load in PEV driving mode. Moreover, a sensor-less SR technique based on an accurate prediction of the rectifying current is proposed to generate the secondary side SR signals.
This paper is organized as follows: Section II provides a comprehensive introduction to the PEI. Detailed analysis of the proposed PEI is presented in Section III. Optimal design considerations and procedure are listed in Section IV. Section V introduces the proposed SR technique and Section VI shows the experimental results. Finally, Section VII concludes this paper.
II. PROPOSED MULTIFUNCTIONAL PEI AND THREE WORKING MODES A. TOPOLOGY DESCRIPTION
As shown in Fig. 2 , the proposed PEI integrates the fullbridge bidirectional CLLC resonant topology and the interleaved buck/boost topology.
The full-bridge CLLC resonant converter consists of three main parts: a) the grid side power MOSFETs S 1 ∼ S 4 are utilized to constitute a square-wave generator; b) the resonant network consists of the resonant capacitors C r1 and C r2 , resonant inductors L r1 and L r2 , and magnetizing inductor L m ; c) on the battery side, four MOSFETs S 5 ∼ S 8 are configured to form a full-bridge rectification stage to charge the battery pack. The CLLC converter is bidirectional due to its symmetric structure. This means the battery is also able to feed power to the grid by actively controlling S 5 ∼ S 8 .
MOSFETs S 5 ∼ S 8 not only act as the inverter/rectifier switches of the CLLC converter, but also function as switches of the buck/boost converter. It is shown that the two-phase interleaved buck/boost converter consists of four power MOSFETs (S 5 ∼ S 8 ) and two inductors (L 1 and L 2 ). Interleaved structure is introduced to increase the power rating, to reduce the inductor size, and to accommodate the CLLC battery side full bridge.
B. THREE WORKING MODES
The proposed PEI is able to provide three working modes as shown in Fig. 3 : a) G2V mode when S 1 ∼ S 4 function as active switches and grid feeds power to the battery pack; b) V2G mode when S 5 ∼ S 8 work as active switches and the battery pack regenerates the grid; and c) PEV driving mode when the grid side full bridge and the resonant network are idle. In this mode, interactive power flows are realized among battery, UC and the load of the PEV through the buck/boost converter. At the steady state of G2V and V2G modes, the buck/boost inductor currents (i L1 and i L2 ) are trivial and circulating. Their dc biases are zero while the peak values depend on the inductance. The circulating currents facilitate an easier ZVS of the active switches.
III. ANALYSIS OF THE PROPOSED MULTIFUNCTIONAL PEI A. G2V AND V2G MODES
In PEV G2V mode, S 1 ∼ S 4 operate complementarily to generate a square-wave voltage (amplitude ±V DC , switching 
In G2V mode, the battery can be modeled as a resistor, whose resistance is,
where, n is the turns ratio of the transformer, and R bat is the equivalent resistance of the battery load. Then the transfer function of the resonant network in G2V mode can be expressed as,
where, L r2 = n 2 L r2 and C r2 = C r2 /n 2 . They are the equivalent inductance/capacitance of the secondary side inductor/capacitor, respectively. The gain of the resonant network in G2V mode is calculated as,
where,
The normalized switching frequency (f n ) can be represented by the ratio between f s and the resonant frequency (f r ), Q represents the quality factor, and k represents the ratio between L r1 and L m , respectively, The equivalent circuit in V2G mode is modeled as Fig. 5 .
Therefore, the transfer function of the resonant network in V2G mode is expressed as,
Based on (4-8), the gain curves versus the normalized switching frequency for G2V and V2G modes in different load conditions are depicted in Figs. 6 and 7, respectively. As shown, by modulating the normalized switching frequency, the voltage gain can be adjusted in a wide range. The normalized voltage gain is unity at the resonant frequency regardless of the load conditions. Whereas, the gain of the converter increases with a lower quality factor at other frequency. One benefit for the CLLC resonant converter is its ZVS features for all the active switches. For achieving ZVS, the dead time t dead between the upper and lower MOSFETs should be sufficient to ensure that the output capacitances of the four switches are fully charged and discharged. Therefore, t dead can be determined by,
where C oss is the equivalent output capacitance of the MOSFETs.
B. PEV DRIVING MODE
During PEV driving mode, by operating at buck mode or boost mode, the synchronous interleaved buck/boost converter is capable of realizing the power interaction among UC, battery, and load. A 180 • phase difference exists between the gate signals of S 5 and S 6 as well as S 7 and S 8 . Assume the duty ratio of S 5 and S 6 is D, the duty ratio of S 7 and S 8 is 1 − D. Then the voltage gains for the interleaved converter in buck mode and boost mode are expressed as,
This buck/boost converter either works in continuous conduction mode (CCM) or critical conduction mode (CRM) based on the following relationship, (13) where, f s,buck/boost is the switching frequency of the buck/boost converter, and R UC is the equivalent resistance of the UC bank load. The rectifier MOSFETs of the synchronous converter (S 7 and S 8 in buck mode, S 5 and S 6 in boost mode) achieve ZVS naturally since the body diode conducts before the gate-source pulse. For the active switches (S 5 and S 6 in buck mode, S 7 and S 8 in boost mode), if the converter works in CCM, they are switched with hard-switching. However, in CRM, i L1 and i L2 are bidirectional (positive and negative). Therefore, both active MOSFETs and rectifier MOSFETs are switched with ZVS [17] .
IV. OPTIMAL DESIGN CONSIDERATIONS
As discussed in Section III, the voltage gains in (4) and (7) are functions of multiple parameters. Nevertheless, it is hard to find a solution to determine all the parameters simultaneously. Fig. 8 illustrates the diagram of the optimal design considerations. These considerations are proposed to realize squeezed frequency modulation range, extended ZVS capabilities, and enhanced power density. The parameters need to be tuned to achieve the optimal performance tradeoff. The optimal design process is shown in the following steps. 1) Determine the suitable f r . For design simplicity and circuit symmetry considerations, L r2 and C r2 are selected as L r1 /n 2 and n 2 C r1 , respectively. Then f r for G2V mode and f r for V2G mode are identical. f r is selected to be 95 kHz considering tradeoffs between power density, EMI, conversion efficiency as well as control complexity [18] . 2) n is designed as 1.2:1 considering 390V input and 250V∼420V output under G2V mode. G G2V can be designed following the equation,
Similarly, G V2G can be designed by,
3) Determine L m according to (9) . 4) Sweep parameter k = L r1 /L m at full load condition. The voltage gain curves under different k are depicted in Fig. 9 . It is illustrated that to obtain a wide adjustable output voltage within a relatively narrow frequency range, a larger k is desired. 5) Sweep parameter Z r = √ L r1 /C r1 at full load condition. The corresponding gain diagram is depicted in Fig. 10 . We can find that there are two local maximum points when Z r is sufficiently large, which is unfavorable for frequency modulation. Whereas, a smaller Z r is also able to ensure a wide adjustable voltage range and a narrow frequency modulation range. Hence, Z r needs to be minimized. 6) Select L r1 and C r1 based on the results in steps 4) and 5) as well as Eq. (6).
7) Calculate the accessible maximum and minimum voltage gains based on (4) to (8) . If the voltage gain meets the design requirements, we move on to the next step. If not, we go back to step 4) to select a new k.
8) Select suitable L 1 and L 2 for the buck/boost converter. The inductance can be chosen as following,
where, V UC is the terminal voltage of the UC bank, I UC is the current of the UC bank, and LIR represents inductorcurrent ratio derived as a percentage of I UC . An LIR value of 0.3 is a good tradeoff between load-transient response and conversion efficiency [19] . As discussed, all switches are able to achieve ZVS in CRM for PEV driving mode. However, considering half of the switches are in hard-switching conditions in CCM, f s,buck/boost is selected as the minimum f s (switching frequency range of the CLLC converter) to ensure an overall high efficiency.
V. PROPOSED SR TECHNIQUE
A novel SR technique is proposed in this paper to reduce hardware cost, and to enhance the conversion efficiency. endings of the secondary-side freewheeling and the primary control signals. When the converter operates at f s = f r , t 1 becomes zero. When the converter operates at f s < f r , t 1 = (T s − T r )/2, where T s is the switching period and T r is the resonance period.
Based on the above analysis, SR can be easily implemented when f s ≤ f r . The secondary side MOSFETs should be turned on simultaneously with the primary side MOSFETs. For the turning-off instant, when f s = f r , the gate signal for the secondary side MOSFETs coincides with the primary side MOSFETs. However, when f s < f r , the conduction time of S 5 ∼ S 8 during one switching period is still half of T r . This means the secondary side MOSFETs should be turned off earlier than the primary side MOSFETs by t 1 = (T s −T r )/2. B. f s > f r Fig. 12 illustrates the theoretical voltage and current waveforms of the CLLC converter operating above f r . The resonant current is continuous. Thus, the ON time for each rectifier switch is just half of the switching period. However, the secondary side rectifier switches should be turned on shortly after the turning-on of the primary-side MOSFETs. Hence, the calculation of the delay t 2 = t 2 − t 1 becomes crucial.
As shown, S 1 and S 4 start conducting before t 0 . Then S 6 and S 7 start freewheeling at t 0 . During [t 0 ∼ t 1 ), i Lm increases linearly. i r1 and i r2 are sinusoidal, and i r1 is greater than i Lm . According to the FHA model of the resonant tank (Fig. 4) , the differential equations of the voltages and currents can be derived as, with the initial conditions of
Hence, i r1 , i r2 , i Lm , and voltages of the resonant capacitors (u c1 and u c2 ) can are derived from (17) and (18) as,
During [t 1 ∼ t 2 ), i r2 falls from a positive value to zero. The voltage across the secondary-side resonant inductor (u L2 ) can be seen as constant. Hence, t 2 can be calculated by i r2 (t 1 ), i r2 (t 2 ), L r2 , and u L2 . At t 1 = T s /2 − t 2 , i r2 , and u L2 can be expressed as,
According to the voltage and current relationship of L r2 , t 2 can be calculated,
Therefore, when the CLLC resonant converter operates above f r , there should be a delay of t 2 between the secondary and primary sides MOSFETs, while the ON time is identical.
The SR analysis of V2G mode is similar to that of G2V mode and is omitted here.
C. SR IMPLEMENTATION
Ideally, the turning-on and turning-off of the secondaryside MOSFETs should be strictly synchronized with the secondary-side rectifier current (i s ). However, circuit nonidealities might incur feedthrough issues. Therefore, redundancy control is necessary to secure a robust SR. As shown in Fig. 13 , the MOSFET is turned on slightly after the calculated on-time, and is turned off slightly before the calculated off-time. The MOSFET body diode conducts during the redundancy time. It should be noted that this also facilitates a better ZVS on the secondary side MOSFETs. To make a fair comparison, the proposed SR solution is compared with body diode solution and anti-parallel diode solution experimentally. For anti-parallel diode solution, there is a SiC Schottky diode in parallel with each MOSFET to act as a rectifier diode when the bridge is in rectification state. The specific results are shown in the following section.
VI. EXPERIMENTAL VALIDATION
A 1 kW experimental prototype is implemented and tested to verify the operating principle and the performances of the proposed PEI. Table 1 lists the design parameters of the prototype. The picture of the experimental test bench is shown in Fig. 14 . The input voltage is generated by a dc power supply. The battery pack in G2V mode and grid side dc link in V2G mode are emulated by a programmable dc electronic load (Chroma Model 63212). Parallel arrays of large electrolytic capacitors are utilized to emulate the UC bank. The control algorithm is implemented in TMS320F28379D from Texas Instruments. All the three working modes are tested. 
A. G2V MODE
Critical steady-state waveforms in G2V mode are illustrated in Figs. 15-17 . Fig. 15 shows v gs3 , v ds3 , i s and the output voltage (v bat ) at f r . As shown, the output voltage is 315V. It is obvious that the MOSFET realizes ZVS during its turningon process. Furthermore, reverse recovery is mitigated in the turning-off process of S 5 ∼ S 8 . This is because there is no steep change of i s , which ensures ZCS turning-off of the body diode. Hence, soft commutation is achieved for all the switches, and the switching loss is minimized significantly. Similar experimental waveforms of the converter operating at 140kHz and 60kHz are depicted in Figs. 16 and 17 , respectively. It is shown that v bat at 140kHz is 250V while the voltage at 60kHz is 420V. Thus, the designed prototype is able to charge a 250V∼420V battery pack by modulating f s within [60 kHz, 140 kHz]. A high-precision power analyzer (N4L PPA4530) is utilized to measure the efficiency data. Fig. 18 depicts the curves of the efficiency versus output power with 390V input voltage and 315V output voltage. Using the proposed SR technique, a 98.27% peak efficiency is captured at 700W. Compared with body diode solution, a maximum 1.34% efficiency improvement is observed. Compared with the anti-parallel Schottky diode solution, a maximum 0.48% efficiency improvement is observed.
B. V2G MODE
In V2G mode, the input voltage varies from 250V to 420V while the output voltage is fixed at 390V. The experimental steady-state waveforms are shown in Figs. 19-21 . Fig. 19 shows v gs7 , v ds7 , the secondary-side MOSFET current (i S3 ) and the output voltage (V DC ) at f r with 336V input voltage and 390V output voltage. As illustrated, ZVS is realized during the turning-on process of the MOSFETs and ZCS is achieved during the turning-off of the body diodes.
Figs. 20 and 21 illustrate the voltage and current waveforms of the prototype operating at 140kHz and 60kHz, respectively. In Fig. 20 , the input voltage is 420V. While in Fig. 21 , the input voltage is 250V. As shown, the designed prototype is able to maintain a 390V output voltage by modulating f s within [60 kHz, 140 kHz]. Using the proposed SR technique, the prototype demonstrates 98.04% peak efficiency at 800W. Compared with body diode solution, a maximum 1.07% efficiency improvement is observed. Compared with the anti-parallel Schottky diode solution, a maximum 0.38% efficiency improvement is observed.
C. PEV DRIVING MODE
In PEV driving mode, the interleaved buck/boost converter works either in buck mode or boost mode. In each mode, based on the design parameters, the converter works in CRM in low power condition while in CCM in high power condition. Figs. 23-25 illustrate the critical waveforms of the interleaved converter working in buck mode. As shown, all the switches can realize ZVS in CRM while the rectifier switches can realize ZVS in CCM. Similar results are observed for the The measured efficiency of the buck/boost converter is captured in Fig. 29 . It is seen that a 98.56% peak efficiency in buck mode and a 98.43% peak efficiency in boost mode are reported. 
VII. CONCLUSION
In this paper, a novel multifunctional PEI is proposed for hybrid energy management systems of PEVs. This PEI integrates the full-bridge CLLC resonant topology and the interleaved synchronous buck/boost topology. The proposed PEI achieves all the three operation modes of PEVs: G2V, V2G, and PEV driving. It brings advantages including a) ZVS for the primary switches and ZCS for the rectifier switches under G2V and V2G modes; b) a wide adjustable output voltage range with frequency modulation for battery charging and discharging; c) improved efficiency and reduced hardware cost due to merged structure and the innovative SR technique; and d) multiple operation functions.
Optimal parameter design procedures are presented to facilitate the design process. A 1 kW experimental prototype is tested for all the three operation modes. The prototype demonstrates peak efficiency of 98.27% in G2V mode, 98.04% in V2G mode, 98.56% in PEV driving mode and good overall efficiency performances. Finally, two other sets of experiment are also conducted for comparison. 
